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input voltage requirement, so the voltage requirement can be
switched between states with a positive voltage and a zero

UNIPOLAR MAGNETOELECTRIC

MAGNETIC TUNNEL JUNCTION

BACKGROUND
5
Spin -based devices offer non -volatility and compact area

compared to complementary metal oxide semiconductor
(CMOS ) devices . One such spin -based device is the mag -

voltage .
BRIEF DESCRIPTION OF THE DRAWINGS

FIG . 1A shows a basic layer structure of the ME-MTJ
device .

netoelectric magnetic tunnel junction device (MEMTJ),
FIG . 1B shows the UMMTJ device structure showing a
which can be thought of as a three terminal beyond -CMOS 10 floating gate between the electrode and chromia layer.
device with logic and memory capabilities.
FIG . 1C shows the UMMTJ device structure showing a
The MEMTJ device can be fabricated at the back - end ferroelectric /ionic conductor inserted between the electrode
of- line (BEOL ) of the CMOS process between metal layers

and chromia layer.

in a similar manner to that of the spin transfer torque random

FIG . 2A shows a block diagram of a 2 - stage ME -MTJ

access memory (STT MRAM ), making it compatible with 15 device with MOS pair for read/write operation .
the CMOS process . FIG . 1 shows a MEMTJ device structure

FIG . 2B shows a block diagram of a 2 - stage UMMTJ

100 that includes at least two ferromagnetic layers : a fixed

device with a single transistor for read /write operation .

ferromagnetic layer 120 and a free ferromagnetic layer 140 .
, or another
A thin tunnel dielectric Magnesium oxide MgO
(

FIG . 3A shows an XNOR gate logic variations with two
floating gates modifying the thresholds of the chromia layer.

suitable insulator ) insulator 130 separates the fixed ferro - 20

magnetic layer 120 and free ferromagnetic layer 140 . The

MEMTJ stack 100 also includes an antiferromagnetic sub -

FIG . 3C shows a UMMTJ based majority gate with a

strate 110 on which the stack may be mounted and a thin

chromia (Cr203) layer 150 integrated on top of a free
ferromagnetic ( FM ) layer 140 below the electrode 160 .

FIG . 3B shows a UMMTJ based majority gate with

separate floating gates sharing a chromia layer .
merged floating gate .

25

The MEMTJ structure 100 includes three CMOS - like

terminals: “ G ” or Gate electrode , “ D ” or Drain — Fixed
FM layer, and " 5 " or sourceFree FM layer . When a

FIG . 4A shows a CMOS flash memory cell.

FIGS. 4B and 4C show the top view and cross section
view of the floating gate based memory cell .

FIG . 5A shows a schematic of the UMMTJ push -pull
circuit .

voltage VGs is applied across the electrode 160 and free FM
FIG . 5B shows resistance states for different input con
layer 140, there is a resulting resistance change , thus a 30 ditions in an inverter configuration .
current change is observed across the free and the fixed FM
FIG . 5C shows transient simulations results for the
layers 140 , 120 . Voltage - controlled switching of the ME UMMTJ push -pull configuration .
layers allows switching to be achieved with low power
FIG . 6A shows a 3 - stage ring oscillator using UMMTJ
dissipation compared to the CMOS process . The device
devices.

offers the benefit of low power operation (- a ), nonvolatility 35
and compact cell area compared to the CMOS process with
two process nodes enhancement.

Logic circuits using the ME -MTJ devices draw on a

FIG . 6B shows a 3 -stage ring oscillator using MEMTJ

devices.

DETAILED DESCRIPTION OF THE

EMBODIMENTS
bipolar logic voltage, i.e. positive and negative polarity of
the supply voltage , each around 0 .1V, and a ground supply . 40
required toto switch
of
UMMTJ Device Operation
The supplies aree required
switch the
the spin
spin vector
vector state
state of
the magneto - electric antiferromagnetic (MEAFM ) chromia
The switching threshold (Vth ) of the device 101 is defined
spin vector orientation . The switching mechanism utilized as the voltage required for switching the spin vectors of the
for the switching of MTJ cell in the MEMTJ device is
chromia layer exchange biased to the free FM layer. To
45 adjust the Vth of the ME MTJ
exchange biasing .
device , an additional level
The MEMTJ device 100 has been used to develop cir cuits , including a full-adder. In use , however , the input
voltage requirement is bipolar ( - 0 .1 v to + 0 . 1 v ), while the
output voltage (when the resistance across the tunnel layer

shifting layer 170 may be introduced into the gate of the
device 101. This can be done in one of the following ways .
The first way to adjust the Vth is by placing a floating gate
(FG ) 170 ( and insulator 175 ) between the electrode 160 and

130 is converted to voltage ), is Unipolar ( 0 v to 0 . 2 v ). This 50 chromia layer 150 in the basic ME -MTJ device shown in

can and has been resolved with the use of level shifters
and/ or reset circuitry, but it does require additional, often
CMOS circuitry.

FIG . 1A to create the UMMTJ structure 101 shown in FIGS.
1B and 1C . The FG 170 may be programmed to offset the
input voltage requirement, so it can be switched between a

positive supply (+ VDD ) and ground . This has similarities to

55 CMOS logic “ flash ” memory that uses a FG for memory
storage , and “ analog floating gate ” CMOS, which uses
The device herein enables direct coupling between the
floating gates for threshold trimming. The FG 170 may have
ME-MTJ device stages. The unipolar magnetoelectric mag a programmable charge , trimmed as shown to - 0 . 1V ,
SUMMARY OF THE EMBODIMENTS

netic tunnel junction (UMMTJ) device concept allows direct although this design choice is not meant to be limiting in all
coupling of devices using only a unipolar (positive ) supply. 60 contexts .
This is achieved by adjusting the switching threshold of the
The net voltage seen by the chromia layer 150 may range
from - 0 . 1V to + 0 . 1V as shown in the two - stage device 200
MEMTJ device .
A unipolar magnetoelectric magnetic tunnel junction of FIG . 2A , fulfilling the switching condition of the ME
device comprising: an electrode ; an antiferromagnetic MTJdevice . As shown in FIG . 2A , each stage device 100 is
(AFM ) substrate ; and a level adjusting layer comprising 65 the same as those shown in FIG . 1A except as described . A
between the electrode and the antiferromagnetic substrate , reset signal 210 may be required at each stage 100 , 100 to
wherein the level adjusting layer is programmed to offset an translate the output voltages such that the switching condi

US 10 , 177, 303 B2
tion of the following ME -MTJ device is fulfilled . The
voltage range at ME-MTJ output may be 16 -64 mV which
enables positive switching with no effecton negative switch

FIG . 4A . If the FG 470 is not charged (i.e. neutral), then the
device 400 operates almost like a normal MOSFET. A
positive charge in the control gate 490 creates a channel 412

ing . This limitation results in a reset transistor 210 at each
in the p -substrate 410 that carries a current from source 414
stage . Consequently , a reset transistor 210 may not be 5 to drain 416 . If, however, the FG 470 is negatively charged ,
required to fulfill the switching criteria reducing the CMOS then this charge shields the channel region 412 from the
transistor requirement by half for each stage . The sensor 220 control gate 490 and prevents the formation of a channel
is configured as a current source, typically a long channel between source 414 and drain 416 .
MOS device or the output node of a current mirror config
FIGS. 4B and 4C show the top view and cross section

ured PMOS . This acts to sense the output state of the tunnel 10 view of a floating gate based memory cell 401 having a
junction , which is high resistance for non - parallel spin
states, and low resistance for parallel. The resultant output p -well 430 in an n -well 420. The floating gate 470 connects
the n -well 420 and p -well 430 . FIGS. 4B and 4C are typical
voltage at the “ D ” or drain node is lower in the case of a configurations
for an analog floating gate . TG becomes the
parallel spin state.
An alternate way to modify the threshold is to add a FE 15 gate as seen by the outside devices, while FG becomes a
layer or Ionic Conductor 180 shown in the FE layer structure floating gate, equivalent to the embedded version of FIG .
102 shown in FIG . 1C , which can be programmed initially 4A . SEL is a select gate, which need not be part of the
to the desired state and then maintain its memory state for a

circuit . S becomes the source of the NMOS and D the drain
of the NMOS . In the case of FIGS. 4B and 4C , a floating
FIG . 2B shows a two -stage device 201 similar to the 20 gate is located in an NMOS . N -well in these configurations
two - stage device of FIG . 1A , except that the stack may be
defines an N -type diffusion in the CMOS , possibly phos
long time.

similar to the UMMTJ stack 101, 102 using the FG 170 or

FE /Ionic conductor 180 layers . The voltage shifting would
be the same as described above with a level- shifted input,

phorous, the P -well represents a p -type bias into the silicon ,
generally Boron . Programming a device may be done in one
of two forms, depending on whether the layer to be pro

such that the input and output voltage range is the same. The 25 grammed is a charge -based FG or a FE layer.

voltage range at UMMTJ output may be is 0 - 200 mV.
a ) Floating Gate UMMTJ Device Programming
Integration of the floating gate reduces the need for the MOS
One of the mechanisms to program the FG in the UMMTJ
device is Fowler Nordheim (FN ) Tunneling . Analog FG
reset transistor 210 requirement per stage by half.
The UMMTJ devices may be used to construct the XNOR
devices use this form of charging/ discharging. Appropriate
and majority - gate logic as shown in FIGS. 3A , 3B , and 3C . 30 programming voltages may be applied through the tunnel
The XNOR gate structure 300 of FIG . 3A includes an
junction . This is programmed once , at time zero and does not
insulator 330 separating first and second free FM layers 340 , need programming subsequently and the charge is main
340'; first and second chromia layers 350 , 350'; first and tained for several years .Multiple FG based UMMTJ devices
second floating gates 370 , 370'; first and second insulators
can be accessed through a programming transistor that
375 , 375 '; and first and second electrodes 360 , 360'. The 35 contacts to the tunnel diodes used to program each FG . This
XNOR gate structure 300 may also include terminals G1 and
circuitry may be housed as CMOS support circuitry beneath
G2, and other terminals similar to those shown in previous
the MEMTJ circuitry . Ifmultiple FG based UMMTJ devices
figures. The XNOR logic 300 may have two floating gates need to be programmed to the same level, say if we needed
370, 370' modifying the input voltages across the top and to " add ” or “ subtract” 0 . 1V from a stack of devices, it is
bottom chromia layers 350 , 350'. The input voltages may be 40 most efficient to program a group of devices at the same
level-shifted using the additional layers . The operation for time, using global programming techniques.
both the UMMTJ derived devices remains the same as the
b ) Ionic Conductor /Ferroelectric UMMTJ Device Pro
gramming
ME -MTJ version .

FIG . 3B shows a majority gate version with a shared
gates 372 , 374 , 376 ; insulators 373, 377, 379 ; electrodes
362, 364, 366 ; and terminals G1, G2, and G3 form floating
gate substructures 300a , 300b , and 300c respectively . Each

for an ionic conductor based UMMTJ device, program
(~ 5 - 10V ) may be applied across the gate and free FM layer.
This is sufficient to modify the state of the Ferroelectric /
Ionic conductor. The conductor may be set to the required

chromia layer structure 301 where three ( or more ) floating 45 ming of the switching voltage is as follows: A large voltage

terminal G1, G2, G3 is connected to a separate voltage
state , and the device can then be operated in MEMTJmode ,
source Vesi, Vas , Vesz . The floating gate substructures 50 where the voltage range is suitable for switching between

300a , 300b , and 300c are separated from one another but
chromia layer 352, free FM layer 342, insulator 332, fixed

the ME states.
Unlike the FG based UMMTJ device , here , a global
programming device may short-circuit the inputs. To avoid
FM layer 322 , all mounted to an AFM substrate 312 .
this , the device may use a global control circuit, but with
FIG . 3C shows a majority gate version with a merged 55 individual transistors to each gate input, in a manner like a
floating gate structure 302 thatmay be easier to program , but global reset (indeed , if a global signal is required , the

share a chromia substructure 350a that includes a shared

does not have flexibility to individually program threshold
voltages. The merged floating gate structure 302 includes

programming and global signal may serve dual purpose ,
changing only the input voltage between functions).
three electrode substructures 360a , 360b , 360c that each
Where precision trimming of individual devices is
include electrodes 362, 364, 366 and insulators 373 , 377 , 60 required in a circuit with individual mismatch , a memory

379 . The electrode substructures 360a , 360b , 360c share a
floating gate 371, chromia layer 353 , free FM layer 343 ,
insulator 333, fixed FM layer 323, and AFM substrate 313 .
UMMTJ Device Programming

array type configuration may be used , such that the devices
can be programmed individually . The configuration may
resemble a DRAM cell, with an access transistor providing

access to the tunnel diode or device gate, depending on the

A CMOS flash memory cell 400 may use a FG 470 65 type of configuration .
( located between a silicon layer 450 and insulator 475 ) to
Each gate may be accessed through a word and bit line ;
store a bit by the presence or absence of a charge shown in the only difference being the adjustment of the bit line in

US 10 , 177 ,303 B2
voltage depending on the requirement of the programming
voltage . Alternatively, the word line may also be adjusted to

bb )) UMMTJ Based

Ring Oscillator
FIG . 6A shows the 3 - stage UMMTJ ring oscillator 600
schematic using UMMTJ devices. The UMMTJ oscillator

limit the programming time.
uses two UMMTJ buffers 610 , 620 and a UMMTJ inverter
Retention Loss
This may or may not be inevitable in both types of the 5 630 in series . This compares favorably with the ME-MTJ
circuit for a 3 -stage ring oscillator 650 shown in FIG . 6B ,
UMMTJ device . Although , it is beneficial to have the which
three MEMTJ buffers 660 , 662 , 664, two non
built- in structures to enable re-programming , the options invertinguseslevel
shifters 670 , 672 , and an inverting level
differ depending on the type of programmable gate version
being employed . It is highly likely that the charge (FG ) shifter 674 . The UMMTJ Oscillator 600 eliminates the need
for inter-device level shifters 670 , 672 , 674 . The UMMTJ
based system will only need programming only once. This 10 oscillator
600 can be clocked or un - clocked depending on
is because the voltage of the programmed gate may typically the application
requirement and power budget. Resistors or
be only of the order of a hundred millivolts higher or lower
than the gate or supply voltages. The field across the oxide

current sources may be used in between the stages to read

ming mechanism would most likely be in place , if field

The UMMTJ concept is applicable to voltage -switched

of the device .
and thus the charge
would be
very low
low .. The
The program
program- 15 the V state
narge loss
loss would
be very
. Applicability

reprogramming was required , though additional voltages

ME transistor devices, as well
w as anomalous hall effect
( charge pumped potentially ) would be needed in some cases . (AHE ) device concepts . It may be possible, in addition , to
For the case of FE - based gate voltage requirement apply this to many spintronic device concepts — noting ,
m
manipulation
, charge loss may occur over a period ofweeks 20 however, that since these do not have an intrinsic memory ,
to months, which may require reprogramming . Additional there may be less need for the technique.
programming and selection voltages may be needed in some
A non - exhaustive list ofpotential devices that may use the
cases, and be included in the circuit design . Reprogramming level shifting beneficially : memory devices with voltage
is relatively easier than initial programming, as the repro variability and /or memory voltage limits, ME -FET, ME
gramming would generally just need " topping off,” likely as 25 MTJ, STT/DW , SWD , SMG .

a batch charging process .
In general, for correcting retention loss , various autoz -

For the ME-MTJ, and other magneto -electric devices, by
increasing the local electric field , using the FG concept, the

eroing system used in op -amp design may be applied here .
A charge capacitor can be used to correct input offset in

static magnetic field may be decreased , which allows for the
static magnetic field to be less than the coercive magnetic

op - amp and amplifier , a technique that may be applied 30 field of any FM layer . Also , the input voltage requirement for
globally , but it gets more complicated if individual devices
logic operation does not match the output voltage of the

need to be corrected for the loss. Another way of solving this
is to initially apply the correction to individual devices and

then globally for the rest of the cycles . This will depend on
the application requirement.

device for many beyond CMOS devices. While effective
logic performance can be determined, in actual applications

the lack ofmatching input and output requires level shifting

35 or in the case of ME -MT) , requires reset circuitry .

IV . UMMTJ Based Circuits

a ) CMOS Like Configuration

The UMMTJ circuitry also does not rely on individual
device reset/clocking at each stage . Reprogramming of the

FIG . 5A shows a schematic of the UMMTJ push - pull
input range permits effective push - pull circuitry , like
circuit 500 including a UMMTJ buffer 510 and UMMTJ CMOS , which can be clocked , if required at all , at a block
inverter 520 . The UMMTJ buffer 510 may be programmed 40 level. Also , local variation in the various layers can result in
to hold charge equivalent to + 0 .1V and the UMMTJ inverter

individual devices having different threshold voltages (so

to - 0 . 1V . This push - pull circuit 500 may have the same logic
operation as a CMOS inverter but it does not require any

called mismatch ). Mismatch is present in all current semi
conductor families, and is usually accounted for using

CMOS component for operation . This overcomes the limi

statistical simulations . Since most of the beyond CMOS

tation ofME -MTJ based circuits that require a MOS pair at 45 device operate at low voltages , device correction may be
each stage for read /write and reset operation , reducing the required .

circuit area drastically. This also removes the requirement of

While the invention has been described with reference to

a MOS pullup transistor for the UMMTJ device to sense the
resistance across the free and fixed FM layer at each stage .

the embodiments above , a person of ordinary skill in the art
would understand that various changes or modifications may

MTJ device may be modified to enable simulations for the

claims.

Previously developed VerilogA based models of the ME - 50 be made thereto without departing from the scope of the

UMMTJ based circuits . FIGS . SB and SC show the resis

tance states of the UMMTJ based buffer 510 and inverter

The invention claimed is:

resistance state of the UMMTJ buffer is low (Rp ) and the
inverter is high (Rap ). Thus, the output goes low (16 mV )
after 200 ps which is the intrinsic device delay in ME-MTJ

an electrode;
an antiferromagnetic (AFM ) substrate ; and
a level adjusting layer comprising between the electrode

520 and the input and output voltage ranges. The output is
1. A unipolar magnetoelectric magnetic tunnel junction
initially set to high . When the input goes high (0 .2V ), the 55 device comprising:
based devices [ 8 ]. Conversely , when the input goes low

(OV ), the resistance state of the buffer is high (Rap ) and the 60
inverter is low (Rp ), resulting in a high voltage ( 184 mV) at
the output after the device delay . This validates the inverter
functionality .
The output voltage swing is higher than the MEMTJ

and the antiferromagnetic substrate , wherein the level
adjusting layer is programmed to offset an input voltage

requirement, so the voltage requirement can be
switched between states with a positive voltage and a

zero voltage .
2 . The unipolar magnetoelectric magnetic tunnel junction

output voltage found in the prior art. The same circuit 65 device of claim 1, further comprising :

technique is applicable for any of the conventional CMOS

a free ferromagnetic (FM ) layer;

equivalent gates, such as NAND , NOR , AND , OR etc.

a fixed ferromagnetic (FM ) layer;

US 10 ,177 , 303 B2
an insulating layer separating the free FM layer and fixed
FM layer; and

12 . A memory device for storing digital data comprising

layer are located between the AFM substrate and the
level adjusting layer.

a unipolar magnetoelectric magnetic tunnel junction device
comprising:
an electrode;
an antiferromagnetic (AFM ) substrate ; and

3 . The unipolar magnetoelectric magnetic tunnel junction

a level adjusting layer comprising between the electrode

device of claim 2 , further comprising a chromia layer

adjusting layer is programmed to offset an input voltage

layer.

requirement, so the voltage requirement can be

device of claim 3 , further comprising a gate terminal con
nected to the electrode , a drain terminal connected to the
fixed FM layer, and a source terminal connected to the free

zero voltage .

wherein the free FM layer, fixed FM layer , and insulating

located between the level adjusting layer and the free FM
4 . The unipolar magnetoelectric magnetic tunnel junction 10

FM layer.
tunnel junction
5 . The unipolar magnetoelectricic magnetic
magnetic tunnel
junction 1515

and the antiferromagnetic substrate, wherein the level
switched between states with a positive voltage and a

13 . The memory device of claim 12 , further comprising:
a free ferromagnetic ( FM ) layer ;

a fixed ferromagnetic (FM ) layer ;
an insulating layer separating the free FM layer and fixed

FM layer ; and
wherein the free FM layer, fixed FM layer , and insulating
layer are located between the AFM substrate and the
FM layer at the source terminal.
level adjusting layer.
6 . The unipolar magnetoelectric magnetic tunnel junction
2014
.
memory device of claim 13, further comprising a
device of claim 1, wherein the level adjusting layer com - 20 chromiaThelayer
located between the level adjusting layer and
prises a floating gate .
FM layer.
7. The unipolar magnetoelectric magnetic tunnel junction the15free
. The memory device of claim 14 , further comprising a
device of claim 6 , wherein the floating gate is programmed
by applying an appropriate programming voltage through a
gate terminal connected to the electrode , a drain terminal
connected to the fixed FM layer, and a source terminal
tunnel junction . agnetoelectric magnetic tunnel junction 25 connected
to the free FM layer.
8. The unipolar magnetoelectric magnetic tunnel junction
16
.
The
memory
of claim 15 , further comprising a
device of claim 1, wherein the level adjusting layer com voltage source withdevice
voltage applied to the electrode at the
device of claim 4 , further comprising a voltage source with
voltage applied to the electrode at the gate terminal and free

prises a ferroelectric layer that can be programmed to a

desired state .

gate terminal and free FM layer at the source terminal.

17. The memory device of claim 12 , wherein the level
9 . The unipolarmagnetoelectric magnetic tunnel junction 3030 adjusting
layer comprises a floating gate .
device of claim 8 , wherein the programming to the desired
memory device of claim 17 , wherein the floating
state includes applying a voltage to the level adjusting layer gate18 .isThe
programmed by applying an appropriate program
sufficient to modify a state of the level adjusting layer.

10 . The unipolar magnetoelectric magnetic tunnel junc ming voltage through a tunnel junction .
tion device of claim 1 . wherein the level adjusting laver 35 19 . The memory device of claim 12 , wherein the level

comprises an ionic conductor that can be programmed to a

adjusting layer comprises a ferroelectric layer that can be

programmed to a desired state.
20 . The memory device of claim 19 , wherein the pro
gramming
to the desired state includes applying a voltage to
tion device of claim 10, wherein the programming to the+ 40 the level adjusting
sufficient to modify a state of the
desired state includes applying a voltage to the level adjust- 40 level adjusting layerlayer
.
ing layer sufficient to modify a state of the level adjusting
desired state .
11 . The unipolar magnetoelectric magnetic tunnel junc
layer.

